

TEST PATTERN FOR MEASURING CONTACT RESISTANCE AND METHOD OF MANUFACTURING THE SAME

5

BACKGROUND OF THE INVENTION

Field of the Invention:

The invention relates generally to a test pattern for measuring a contact resistance and method of manufacturing the same, and more particularly to, a
10 test pattern for measuring a contact resistance and method of manufacturing the same, capable of easily measuring a contact resistance in a semiconductor device using a self-aligned line contact.

Description of the Prior Art:

15 In general, as the integration level of semiconductor devices, the contact area becomes narrow. As the contact are is narrowed, there is a problem that the contact resistance is increased due to defective contact. Therefore, in order to confirm that the contact resistance suitable for the semiconductor device before an actual process for manufacturing the device is
20 performed, a test pattern for measuring a contact resistance is manufactured depending on a design rule of a contact actually applied to a device and the contact resistance is measured using the manufactured test pattern for measuring a contact resistance.

Fig. 1 is a structure of a test pattern for measuring a conventional

contact resistance.

Referring now to Fig. 1, a plurality of device isolation films **12** are formed in a test wafer **11** to define a plurality of active regions. After word lines (not shown) are formed, a plurality of source/drain diffusion layers **13** are formed by source/drain ion implantation process. An interlayer insulating film (not shown) and a contact hole (not shown) are formed on the entire structure in which the plurality of the source/drain diffusion layers **13** are formed. A contact pattern **14** is formed within the contact hole. Two contact patterns **14** are formed in every source/drain diffusion layer **13**. Then, an interconnection pattern **15** for electrically connecting the plurality of the source/drain diffusion layers **13** is formed.

A series of a process of manufacturing a test pattern for measuring a contact resistance is performed based on a design rule of a process of manufacturing an actual device.

As shown in Fig. 1, in the conventional test pattern for measuring a contact resistance, two isolated contact patterns **14** are formed in a single isolated source/drain diffusion layer **13** and the interconnection pattern **15** is formed in the two contact patterns **14**, respectively, so that it can be connected to neighboring another contact pattern **14**. A flow of current necessary to measure the contact resistance has a two-dimensional current flow in order of the interconnection pattern **15**, the contact pattern **14** and the source/drain diffusion layer **13**, as a current path **16** shown in Fig. 1.

An ideal total resistance, when the contact pattern **14** preferably contacts the source/drain diffusion layer **13**, can be easily found by a general

mathematic equation. If the total resistance obtained by the test pattern for measuring a contact resistance is similar to the ideal total resistance, a design rule for manufacturing an actual device is applied. If the total resistance obtained by the test pattern for measuring a contact resistance is higher than the ideal total resistance, it is assumed that a defective contact is generated. Thus, a new design rule is applied or another solution is considered. As such, defective devices can be prevented in advance and unnecessary time and cost could be reduced, by allowing the test pattern for measuring a contact resistance to in advance diagnose a possible problem that can be generated in an actual device.

Recently, a semiconductor device using a self-aligned line contact is formed. However, the contact resistance of the semiconductor device could not be measured using the conventional test pattern for measuring a contact resistance. In other words, the conventional test pattern for measuring a contact resistance is suitable to measure the contact resistance of the device having an isolated source/drain diffusion layer and an isolated contact pattern but is not suitable to measure the contact resistance of a device having a self-aligned line contact.

A flash EEPROM as a semiconductor device using the self-aligned line contact will be below described as an example. A plurality of device isolation films are first formed to define a plurality of active regions. Word lines surrounded by a spacer insulating film are then formed and a source/drain diffusion layer is formed. Next, an interlayer insulating film is then deposited and flattened. A self-aligned contact hole through which the

plurality of the source diffusion layers are exposed is formed by a self-aligned source contact process and the self-aligned contact is filled with a conductive layer to form a source line contact.

As such, the source line contact connects the plurality of the source diffusion layers into one. Therefore, if a two-dimensional current flow is generated as in a prior art, current flows along the line contact made of a conductive material of a low resistance but current does not flow into the source diffusion layer formed by ion implantation process. Thus, it could not be seen that defective contact occurred in respective source diffusion layers.

Considering advantages that allows the test pattern for measuring a contact resistance to diagnose in advance problems generated in an actual device to prevent defective devices in advance and to reduce unnecessary time and cost, there is a need for a test pattern for measuring a contact resistance suitable for a semiconductor device using the self-aligned line contact.

SUMMARY OF THE INVENTION

The present invention is contrived to solve the above problems and an object of the present invention is to provide a test pattern for measuring a contact resistance and method of manufacturing the same, capable of easily measuring a contact resistance in a semiconductor device using a self-aligned line contact.

In order to accomplish the above object, a test pattern for measuring a contact resistance according to the present invention, is characterized in that it comprises a test wafer in which a plurality of device isolation films are formed

to define a plurality of active regions; a plurality of interconnection diffusion layer formed in a word line region crossing the plurality of the device isolation films and the plurality of the active regions; a plurality of source diffusion layers formed in a first line contact region located at one side of the word line region; a plurality of source diffusion layers formed in a second line contact region located at the other side of the word line region; and a plurality of line contact pattern formed in the first and second line contact regions, wherein the line contact pattern formed in the first line contact region and the line contact pattern formed in the second line contact region are alternately positioned and wherein current for measuring a resistance flows along the first line contact region and the second line contact region between the word line in a three-dimensional manner.

A method of manufacturing a test pattern for measuring a contact resistance according to the present invention, is characterized in that it comprises the steps of forming a plurality of device isolation films in a test wafer to define a plurality of active regions; performing an impurity ion implantation process to simultaneously form a source diffusion layer in a plurality of active regions of a first line contact region, an interconnection diffusion layer in a plurality of active regions of a word line and a source diffusion layer in a plurality of active regions of a second line contact region; forming a word line surrounded by an insulating film spacer in the word line region; forming an insulating layer the surface of which is flattened on the entire structure including the word line; forming a self-aligned contact mask on the insulating layer; and forming a plurality of line contact patterns in the

first and second line contact regions through a self-aligned contact process using the self-aligned contact mask, wherein the line contact pattern formed in the first line contact region and the line contact pattern formed in the second line contact region are alternately positioned and current for measuring a resistance flows along the first line contact region and the second line contact region between the word line in a three-dimensional manner.

Further, a method of manufacturing a test pattern for measuring a contact resistance according to the present invention, is characterized in that it comprises the steps of forming a plurality of device isolation films in a test wafer to define a plurality of active regions; performing a threshold voltage ion implantation process to form a threshold voltage ion implantation region in the plurality of the active regions in a word line region; forming a word line in the word line region; performing an impurity ion implantation process to form a source diffusion layer in each of the plurality of the active regions of a first line contact region and a source diffusion layer in each of the plurality of the active regions of a second line contact region; forming an insulating film spacer surrounding the word line; forming an insulating layer the surface of which is flattened on the entire structure including the word line; forming a self-aligned contact mask on the insulating layer; and forming a plurality of line contact patterns in the first and second line contact regions through a self-aligned contact process using the self-aligned contact mask, wherein the line contact pattern formed in the first line contact region and the line contact pattern formed in the second line contact region are alternately positioned and current for measuring a resistance flows along the first line contact region and

the second line contact region between the word line in a three-dimensional manner.

BRIEF DESCRIPTION OF THE DRAWINGS

5 The aforementioned aspects and other features of the present invention will be explained in the following description, taken in conjunction with the accompanying drawings, wherein:

Fig. 1 is a structure of a test pattern for measuring a conventional contact resistance;

10 Fig. 2 is a structure of a test pattern for measuring a contact resistance according to the present invention;

Fig. 3 ~ Fig. 5 are cross sectional views for describing a method of manufacturing a test pattern for measuring a contact resistance in Fig. 2 according to a first embodiment of the present invention; and

15 Fig. 6 ~ Fig. 8 are cross sectional views for describing a method of manufacturing a test pattern for measuring a contact resistance in Fig. 2 according to a second embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

20 The present invention will be described in detail by way of a preferred embodiment with reference to accompanying drawings, in which like reference numerals are used to identify the same or similar parts.

Fig. 2 is a structure of a test pattern for measuring a contact resistance according to the present invention.

As can be seen from Fig. 2, the test pattern for measuring a contact resistance of the present invention includes a plurality of device isolation films 30 on a test wafer 20 to define a plurality of active regions 40; a plurality of interconnection diffusion layers 61a, 61b or 61c in word line regions 60 crossing the plurality of the device isolation films 30 and a plurality of active regions; a plurality of source diffusion layers 51a, 51b and 51c in a first line contact region 50 located at one side of the word line regions 60; a plurality of source diffusion layers 71a, 71b and 71c in a second line contact region 70 located at the other side of the word line regions 60; a plurality of line contact patterns 500a and 500b in the first line contact region 50; and a plurality of line contact patterns 700a and 700b in the second line contact region 70. A current path 567 is constructed to form a three-dimensional flow of current including the first line contact pattern 500a in the first line contact region 50, a first source diffusion layer 51 in the first line contact region 50, the interconnection diffusion layer 61a in the word line region 60, the first source diffusion layer 71a in the second line contact region 70, a first line contact pattern 700a in the second line contact region 70, and the second source diffusion layer 71b in the second line contact region 70.

In the above, the source diffusion layers 51a/71a or 51b/71b or 51c/71c neighboring to the first line contact region 50 and the second line contact region 70 are electrically connected by the interconnection diffusion layers 61a, 61b or 61c in the word line region 60. Each of the plurality of the line contact patterns 500a, 500b, 700a and 700b formed in the first and second line contact regions 50 and 70 are isolated/positioned so that they can be

electrically connected to only every two source diffusion layers **51b/51c** or **71a/71b**. Also, the line contact patterns **500a** and **500b** formed in the first line contact region **50** and the line contact patterns **700a** and **700b** formed in the second line contact region **70** are alternately positioned.

5 In the test pattern for measuring a contact resistance of the present invention, current for measuring the resistance can flow along the first line contact region **50** and the second line contact region **70**, in a three-dimension manner, as in the current path **567** shown in Fig. 2. Therefore, a line contact resistance can be measured considering the contact resistance at the source
10 diffusion layers **51a, 51b, 51c, 71a, 71b** or **71c** portion.

A method of manufacturing the test pattern for measuring a contact resistance for use in a semiconductor device using the self-aligned line contact will be below described by reference to Fig. 3 ~ Fig. 5 and Fig. 6 ~ Fig. 8.

Fig. 3 ~ Fig. 5 are cross sectional views for describing a method of
15 manufacturing a test pattern for measuring a contact resistance in Fig. 2 according to a first embodiment of the present invention, wherein Fig. 3a, Fig. 4a and Fig. 5a illustrates a layout; Fig. 3b, Fig. 4b and Fig. 5b are cross sectional views of the test pattern taken along lines B-B in Fig. 3a, Fig. 4a and Fig. 5a, respectively; Fig. 3c, Fig. 4c and Fig. 5c are cross-sectional views of
20 the test pattern taken along lines C-C in Fig. 3a, Fig. 4a and Fig. 5a, respectively; and Fig. 3d, Fig. 4d and Fig. 5d are cross-sectional views of the test pattern taken along lines D-D in Fig. 3a, Fig. 4a and Fig. 5a, respectively.

Referring now to Fig. 3, the plurality of the device isolation films **30** are formed in the test wafer **20** to define the plurality of active regions **40**.

The first line contact region **50** and the second line contact region **70** are defined so that a pair of the line contact regions can be formed between the word line region **60**. An impurity implantation process is implemented to form the source diffusion layers **51a**, **51b** and **51c** in each of the plurality of the active regions **40** of the first line contact region **50**, the interconnection diffusion layers **61a**, **61b** and **61c** in each of the plurality of the active regions **40** of the word line region **60** and the source diffusion layers **71a**, **71b** and **71c** in each of the plurality of the active region **40** of the second line contact region **70**, at the same time.

In the above, the first line contact region **50** and the second line contact region **70** are electrically connected by the plurality of interconnection diffusion layers **61a**, **61b** and **61c**. More particularly, the first source diffusion layers **51a** and **71a** in the first and second line contact regions **50** and **70** are electrically connected by the first interconnection diffusion layer **61a** in the word line region **60**, the second source diffusion layers **51b** and **71b** in the first and second line contact regions **50** and **70** are electrically connected by the second interconnection diffusion layer **61b** in the word line region **60**, and the third source diffusion layers **51c** and **71c** in the first and second line contact regions **50** and **70** are electrically connected by the third interconnection diffusion layer **61c** in the word line region **60**.

Referring now to Fig. 4, the word line **61** surrounded by an insulating film spacer **80** is formed in the word line region **60**. An insulating layer **90** the surface of which is flattened is formed on the entire structure including the word line **61**. A self-aligned contact mask **100** is formed on the insulating

layer **90**.

In the above, the self-aligned contact mask **100** is formed to cover an upper portion of the word line **61**, an upper portion of a portion of the device isolation film **30** between the first source diffusion layer **51a** and the second source diffusion layer **51b** in the first line contact region **50**, and an upper portion of a portion of the device isolation film **30** between the second source diffusion layer **71b** and the third source diffusion layer **71c** in the second line contact region **70**.

Referring now to Fig. 5, a self-aligned contact etch process using the self-aligned contact mask **100** is implemented to form a plurality of self-aligned contact holes. After the self-aligned contact mask **100** is removed, the plurality of the self-aligned contact holes are filled with a conductive material to form the plurality of the line contact patterns **500a**, **500b**, **700a** and **700b**, thus completing the test pattern for measuring a contact resistance of the present invention.

In the above, the plurality of the line contact patterns **500a**, **500b**, **700a** and **700b** are isolated/positioned in each of the first and second line contact regions **50** and **70**. The first line contact pattern **500a** for electrically connecting a source diffusion layer (not shown) and the first source diffusion layer **51a**, and the second line contact pattern **500b** for electrically connecting the second and third source diffusion layers **51b** and **51c** are isolated/positioned in the first line contact region **50**. Also, the first line contact pattern **700a** for electrically connecting the first and second source diffusion layers **71a** and **71b**, and the second line contact pattern **700b** for

electrically connecting the third source diffusion layer 71c and a source diffusion layer (not shown) are isolated/positioned in the second line contact region 70.

A process of manufacturing the test pattern for measuring a contact resistance or the present invention is performed based on a design rule of a method of manufacturing an actual device for which a test pattern for measurement will be used

A method of measuring the contact resistance using the test pattern for measuring the contact resistance of the present invention will be described in short as follows.

Assuming that the number of a contact is "N", the resistance of the line contact pattern is "Rm", the resistance of the contact is "Rc", the resistance of the diffusion layer is "Rd", the voltage applied to measure the resistance is "V" and the current measured against the voltage "V" is "I", the total resistance "RT" and the contact resistance "Rc" can be found by the following [Equation 1].

【Equation 1】

$$RT = Nx(+Rc + Rd) = V/I$$

$$RC = V/(N \times I) - Rm - Rd \doteq V/(N \times I) - Rd$$

Fig. 6 ~ Fig. 8 are cross sectional views for describing a method of manufacturing a test pattern for measuring a contact resistance in Fig. 2 according to a second embodiment of the present invention, wherein Fig. 6a, Fig. 7a and Fig. 8a illustrate layouts; Fig. 6b, Fig. 7b and Fig. 8b are cross-sectional view of the test pattern taken along lines B-B in Fig. 6a, Fig. 7a and

Fig. 8a, respectively; Fig. 6c, Fig. 7c and Fig. 8c are cross-sectional view of the test pattern taken along lines C-C in Fig. 6a, Fig. 7a and Fig. 8a, respectively; and Fig. 6d, Fig. 7d and Fig. 8d are cross-sectional view of the test pattern taken along lines D-D in Fig. 6a, Fig. 7a and Fig. 8a, respectively.

5 Referring now to Fig. 6, the plurality of the device isolation films **30** are formed in the test wafer **20** to define the plurality of the active regions **40**. The first line contact region **50** and the second line contact region **70** are defined so that the line contact region can form a pair between the word line regions **60**. A threshold voltage ion implantation process is performed to
10 form the threshold voltage ion implantation regions **610a**, **610b** and **610c** in each of the active regions **40** in the word line region **60**.

Referring now to Fig. 7, the word line **61** is formed in the word line region **60** in which the plurality of the threshold voltage ion implantation regions **610a**, **610b** and **610c** are formed. An impurity ion implantation
15 process is performed to form the source diffusion layers **51a**, **51b** and **51c** in each of the plurality of the active regions **40** of the first line contact region **50** and the source diffusion layers **71a**, **71b** and **71c** in each of the plurality of the active regions **40** in the second line contact region **70**. Then, the insulating film spacer **80** surrounding the word line **61** is formed by a deposition process
20 of the insulating film and an etch process of the spacer. Next, the insulating layer **90** the surface of which is flattened is formed on the entire structure including the word line **61**. Next, the self-aligned contact mask **100** is formed on the insulating layer **90**.

In the above, the first line contact region **50** and the second line contact

region 70 are electrically connected by the plurality of the threshold voltage ion implantation regions 610a, 610b and 610c. More particularly, the first source diffusion layers 51a and 71a in the first and second line contact regions 50 and 70 are electrically connected by the first threshold voltage ion implantation region 610a in the word line region 60, the second source diffusion layers 51b and 71b in the first and second line contact regions 50 and 70 are electrically connected by the second threshold voltage ion implantation region 610b in the word line region 60, and the third source diffusion layers 51c and 71c in the first and second line contact regions 50 and 70 are electrically connected by the third threshold voltage ion implantation region 610c in the word line region 60. In order for them to be electrically connected, a voltage must be applied to the word line 60 to form a channel.

The self-aligned contact mask 100 is formed to cover an upper portion of the word line 61, an upper portion of a portion of the device isolation film 30 between the first source diffusion layer 51a and the second source diffusion layer 51b in the first line contact region 50, and an upper portion of a portion of the device isolation film 30 between the second source diffusion layer 71b and the third source diffusion layer 71c in the second line contact region 70.

Referring now to Fig. 8, a self-aligned contact etch process using the self-aligned contact mask 100 is performed to form the plurality of the self-aligned contact holes. After the self-aligned contact mask 100 is removed, the plurality of the self-aligned contact holes are filled with a conductive material to form the plurality of the line contact patterns 500a, 500b, 700a and 700b, thus completing the test pattern for measuring a contact resistance of the

present invention.

In the above, the plurality of the line contact patterns **500a**, **500b**, **700a** and **700b** are isolated/positioned in each of the first and second line contact regions **50** and **70**. The first line contact pattern **500a** for electrically connecting a source diffusion layer (not shown) and the first source diffusion layer **51a**, and the second line contact pattern **500b** for electrically connecting the second and third source diffusion layers **51b** and **51c** are isolated/positioned in the first line contact region **50**. Also, the first line contact pattern **700a** for electrically connecting the first and second source diffusion layers **71a** and **71b**, and the second line contact pattern **700b** for electrically connecting the third source diffusion layer **71c** and the source diffusion layer (not shown) are isolated/positioned in the second line contact region **70**.

A process of manufacturing the test pattern for measuring a contact resistance or the present invention is performed based on a design rule of a method of manufacturing an actual device for which a test pattern for measurement will be used

The first and second embodiment of the present invention relate to a method of manufacturing a test pattern for measuring a contact resistance.

The test pattern for measuring a contact resistance manufactured by the first embodiment and the test pattern for measuring a contact resistance manufactured by the second embodiment are same in structure to the test pattern for measuring a contact resistance shown in Fig. 2. in the test pattern for measuring a contact resistance manufactured by the second embodiment,

however, a voltage must be applied the word line **61** between the first and second line contact regions **50** and **70** in order to measure the contact resistance and a voltage must not be applied to the word line **61** outside the first and second line contact regions **50** and **70**.

5 As mentioned above, the present invention has outstanding advantages that it can easily measure a contact resistance suitable for a semiconductor device and diagnose in advance a problem that may occur in an actual device based on the measured contact resistance data before an actual process for manufacturing the device using a self-aligned line contact is performed.

10 Further, the present invention can not only consider a new method of reducing the contact resistance but also determine to what extent the cell area can be reduced. In addition, the present invention can not only increase the throughput of the device but also reduce unnecessary time and cost by preventing in advance defective devices.

15 The present invention has been described with reference to a particular embodiment in connection with a particular application. Those having ordinary skill in the art and access to the teachings of the present invention will recognize additional modifications and applications within the scope thereof.

20 It is therefore intended by the appended claims to cover any and all such applications, modifications, and embodiments within the scope of the present invention.